Google Groups
asicdesign2vlsi
Visit this group
Google Groups
Subscribe to asicdesign2vlsi
Email:
Visit this group

Thursday, October 23, 2008

Function Smoothing with Applications to VLSI Layout

Function Smoothing with Applications to VLSI Layout
Ross Baldick1, Andrew B. Kahng2, Andrew Kennings3 and Igor L. Markov4
1Dept. ECE, University of Texas, Austin, TX 78712-1084
2UCLA CS Dept., Los Angeles, CA 90095-1596
3Dept. ECE, Ryerson Polytechnic Univ., Toronto, ON, M5B 2K3
4UCLA Mathematics Dept., Los Angeles, CA 90095-1555
baldick@ece.utexas.edu, abk@cs.ucla.edu, akenning@ee.ryerson.ca, imarkov@math.ucla.edu

No comments:

 
October (78)
  • Floorplanning Methods
  • Featured Case study
  • VLSI AND SYSTEM DESIGN
  • art in VLSI design
  • Chip-Level Thermal Simulator to Predict VLSI Chip ...
  • Floorplanning Methods
  • Featured Case study
  • VLSI AND SYSTEM DESIGN
  • art in VLSI design
  • Chip-Level Thermal Simulator to Predict VLSI Chip ...