Robust low voltage low power analog mos VLSI design

ABSTRACT

Integrating analog, mixed signal and RF circuits with digital in a System-on-Chip (SoC) design solution is a major trend nowadays and finds many applications in areas like wireless and wireline communications and multimedia applications.This chapter presents statistical design techniques leading to optimization and yield enhancement of integrated CMOS analog and mixed signal solutions. In a SoC design, minimizing yield loss that often results from incorporating analog or RF parts in a large SoC digital design is becoming increasingly important to maintain a cost effective total solution. This is particularly true in today's deep sub-micron technologies where random process variations, supply noise and ground bounce become increasingly critical. Robust design techniques at both the schematic and physical layout levels will be discussed and demonstrated with design examples of low voltage CMOS analog integrated circuits.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1

[1] Meindl, J.D., "Low Power Microelectronics: Retrospect Prospect", Proceedings of the IEEE, vol. 83, No. 4, April 1995.

2

[2] Huijsing, J.H. and Linbarger, D., "Low Voltage Operational Amplifier With Rail-to-Rail input and output ranges", IEEE Journal of Solid-State Circuits, vol. SC-20, pp. 1144-1150. December 1985.

3

[3] Hogervorst, R., Wiegerink, R.J., de Jong, P.A.L., Fonderi, L., Wassenaar, R.F., and Huijsing, J.H., "CMOS Low Voltage Operational Amplifier with Constant gm Rail-to-Rail Input Stage", Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 2876-2879, 1992.

4

[4] Hwang, C., Motamed, A., and Ismail, M., "Universal Constant- gm Input Stage Architecture for Low Voltage Opamps", IEEE Transactions on Circuits and Systems, vol. 42, pp. 2876-2879, 1992.

5

[5] Abel, C., Michael, C., Ismail, M., Teng, C.S., and Lahri, R., "Reliability Characterization of Mixed-Signal Chips", IEEE Circuits and Devices Magazine, pp. 8-10, July 1997.

6

[6] Motamed, A., "Low-voltage Analog VLSI Circuits and Signal Processing", Ph.D. Dissertation in Electrical Engineering, The Ohic State University, 1996.

7

[7] Hwang, C., Hyogo, A., Ismail, M. and Kim, H., "LV CMOS Analog VLSI Composite Cell Design and Its Application to High Speed Multiplier", IEEJ 1st Int'l Analog VLSI Workshop, ECT-97-48, pp. 95-98, The Ohio State University, USA, May 1997.

8

[8] Seevinck, E. and Wassenaar, R. F., "A Versatile CMOS Lineai Transconductor/Square-law Function Circuit", IEEE Journal oi Solid State Circuits, SC-22, pp. 366-377, June 1987.

9

[9] Hyogo, A., Hwang, C., Ismail, and M. Sekine, K., "LV/LP CMOS Square-Law Composite Transistors for Analog VLSI Applications", IEEJ 1st International Analog VLSI Workshop, ECT-97-59, pp. 139-143, The Ohio State University, USA, May 1997.

10

[10] Motamed, A., Hwang, C., and Ismail, M., "CMOS Exponentia Current-to-Voltage Converter", Electronics Letters, Vol. 33, No. 12., pp. 998-1000, June 5th, 1997.

11

[11] Tarim, T.B. and Ismail, M., "Statistical Design and Yield Enhancement of CMOS Analog VLSI Circuits", IEEE Circuits and Device' Magazine, pp. 12-22, March 1999.

12

Christopher Michael , Mohammed I. Ismail, Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits, Kluwer Academic Publishers, Norwell, MA, 1993

13

[13] Pelgrom, M.J.M., Duinmaiger, A.C.J., and Welbers, A.P.G., "Matching Properties of MOS Transistors", IEEE Journal of Solid-State Circuits, vol. SC-24, pp. 1433-1439, October 1989.

14

[14] Shyn, J.-B., Temes, G.C., and Krummenacher, F., "Random Erroi Effects in Matched MOS Capacitors and Current Sources", IEEE Journal of Solid State Circuits, vol. SC-19, pp. 948-955, December 1984.

15

[15] Lakshmikumar, K.R., Hadaway, R.A., and Copeland, M.A., "Characterization and Modeling of Mismatch in MOS Transistors for Precision Analog Design", IEEE Journal of Solid State Circuits, vol. SC-21, pp. 1057-1066, December 1986.

16

[16] Helsinki University of Technology, Circuit Theory Laboratory and Nokia Research Center, APLAC-An Object Oriented Analog Circuit Simulator and Design Tool, 7.1 User's Manual and Reference Manual, 1997.

17

George E P Box , Norman R Draper, Empirical model-building and response surface, John Wiley & Sons, Inc., New York, NY, 1986

18

[18] D.C. Montgomery, Design and Analysis of Experiments, New York: Wiley, 1997.

19

[19] Minitab, Statistical Software, Release 12, User's Manual, 1997, http://www.minitab.com.

20

[20] Tarim, T.B., Statistical Design and Yield Enhancement of Low Voltage CMOS Analog VLSI Circuits, Ph.D. dissertation, Electronics and Communications Engineering Department, Istanbul Technical University, Istanbul, Turkey, 1999.

21

[21] Constant Transconductance Design Methodology and Implementations thereof Inventors: A. Motamed, C. Hwang, and M. Ismail, Filed: August 14, 1995, Issued: Feb. 3, 1998, U.S., Patent No. 5,714,906.

22

[22] Hwang, C., Motamed, A., and Ismail, M., "Theory and Design of Universal Low Voltage OpAmps", Chapter 1.1.3 in Emerging Technologies: Designing Low Power Digital Systems, R. Cavin and W. Lin (Editors), ISCAS 1996 Tutorial Book, May 1996, IEEE Catalog No. 96TH8189.

23

[23] Sakurai, S. and Ismail, M., "Robust Design of Rail-to-Rail CMOS Operational Amplifiers for a Low Power Supply Voltage", IEEE Journal of Solid State Circuits, vol. 31, no. 2, pp. 146-156, February 1996.

24

[24] Hogervorst, R., Tero, J.P., Eschauzier, G.H. and Huijsing, J.H., "A Compact Power Efficient 3V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI Cell Libraries", IEEE Journal of Solid State Circuits, pp. 1505-1513, December 1994.

25

[25] Lin, C.-H., Chi, H., Hwang, C., and Ismail, M., "A Robust Low Voltage CMOS Rail-to-Rail OpAmp Architecture", Proceedings of the 1st Analog VLSI Workshop, the IEEE of Japan, pp. 17-22, Columbus, OH, May 1997.

26

[26] Clii, H., "Statistical Design and Optimization of Low Voltage Rail-to-Rail CMOS OpAmps" M.S. Thesis, The Ohio State University, May, 1997.