Google Groups
asicdesign2vlsi
Visit this group
Google Groups
Subscribe to asicdesign2vlsi
Email:
Visit this group

Tuesday, October 7, 2008

Memory Controllers

IP Development

IP development forms an inherent part of CoreEL's design activity. IP developed could be a standard IP complying with one or more industry standards or it could be a custom block specific to the client's requirements.

Productized reusable blocks.
Specification to evaluation platform.
Standard compliant IP.
Custom IP.
Third party IP integration.

Standard IP

Standards based IP blocks developed internally or for a client requirement help in demonstrating domain strengths and also adds value to customers by reducing their time to market. The IP developed follow the RMM and would comply with the VSIA recommendations enabling reusability of the IP.

Our IP Portfolio includes:
Networking

* TCP offload Engine
o TCP/IPv4/6 and UDP
* LCAS/VCAT for Ethernet over SONET/SDH
* 10/100/1G Ethernet MAC
* 10G Ethernet MAC
* Single channel to 256 channel configurable HDLC
* IEEE 1588


Video

* H.264 Decoder

Embedded Processors

* 8031 Microcontroller.
* Crater - High performance 8031 Core.
* CGC9995 - TMS9995 equivalent core.
* Tharang - 8086 equivalent core.


Memory Controllers

* DDR I / DDR II Controller
* RLD RAM Controller


Custom IP
Reusable blocks developed specifically to meet the client's requirements can be UARTs, HDLCs, proprietary bus interfaces etc. The service also includes customization of standard IP to meet specific deviations from the standards. The IP developed follow the RMM and would comply with the VSIA recommendations enabling reusability of the IP.

No comments:

 
October (78)
  • Floorplanning Methods
  • Featured Case study
  • VLSI AND SYSTEM DESIGN
  • art in VLSI design
  • Chip-Level Thermal Simulator to Predict VLSI Chip ...
  • Floorplanning Methods
  • Featured Case study
  • VLSI AND SYSTEM DESIGN
  • art in VLSI design
  • Chip-Level Thermal Simulator to Predict VLSI Chip ...